



1/11

FIG. 1A




2/11

FIG. 1B




3/11

FIG. 2



4/11


FIG. 3A

INPUT SIGNAL  
(WHEN  $\alpha = 2$ )

5/11


FIG. 3B

OUTPUT SIGNAL  
(WHEN  $\alpha = 2$ )




6/11

FIG. 4A

INPUT SIGNAL  
(WHEN  $\alpha = 0.5$ )


7/11

FIG. 4B



8/11


FIG. 5






9/11

FIG. 6

DETAILED PROCEDURES OF STEP 18

10/11

FIG. 7

DETAILED PROCEDURES OF STEP 20

11/11

FIG. 8

